A local smart sensor bus is described which is designed for use in a multi-chip-composed microinstrumentation system. The bus is capable of handling information in digital code, bitstream, analog voltage, and frequency or duty cycle modulation and also provides calibration facilities, service-request and interrupt-request modes. The resulting sensor bus interface has been implemented in a 1.6 km CMOS process and successfully tested in a local sensor network. 0 1998 Elsevier Science S.A. All rights reserved.
Introduction
A microinstrumentation system, as shown schematically in Fig. 1 , can be regarded as a merger between microelectronics and micromechanics.
Optimizing the balance between high performance and a reduced time to market favours the design of a flexible architecture, reusable for different applications. The concept of an ASIC (application-specific integrated circuit) based on standard blocks has provided an attractive solution in microelectronics. A similar approach was undertaken for designing a general MCM (multi-chip module) architecture, based on an internal bus protocol adjusted for the specific requirements of a measurement system. The resulted MCM device should be considered as a genuine (micro) instrument, which supplies high-level data over an external instrumentation bus. Moreover, the microsystem behaves as an autonomous unit, which supports internally all vital functions, such as power management, self-calibration and in-system data transfer. Drivers are designed for a generic sensor module; the application will decide the type of sensors to be used. In such a way, the driver modules become reusable components, independent of the type of measured quantities [ 11, The versatility of the instrumentation system is due to the internal bus protocol used. Its capability to support both analog and digital data transfers allows an optimum balance between functions that are performed at the analog level and those managed at the digital level. The border between analog and digital information processing can thus be adjusted for a minimum power consumption, a major requirement for the integration in a single package of the entire microsystem [ 21.
Based on the Manchester encoding scheme, this improved integrated smart sensor ( 12S2) bus protocol is an upgrade of the basic integrated smart sensor (IS') bus [ 31, while remaining downward compatible. The basic IS2 serial bus includes two communication wires and allows digital data transfer using the Manchester encoding scheme and semi-digital data transfer. The I*S* bus is based on a single controller to coordinate the activity on the bus and includes a maskable interrupt mechanism, which makes it very suitable for implementation of event-triggered processes. It refines the protocol-level description for a set of generic commands, in order to allow a sensor-independent design of the bus drivers.
Design and implementation
A microinstrumentation system is characterized by a potentially high diversity of its subsystems. This imposes special requirements for exchanging data over a common internal bus. There can be modules which deliver only nonpreprocessed analog signals, coexisting on the same platform with modules which manipulate data in digital format. The protocol used has to cope with this specificity. The normal standard interfaces, like the 1% bus, universal serial bus (USB) [4] or the controller area network (CAN) bus [5] , are designed to interconnect digital subsystems only. Their level of abstraction is too high for flexible smart siliconsensor implementations. Instead, in the present architecture, repre-Test LoCal citcults s&v-so+ bus to allow both a polling mode, in which the master asks a specified device for data, and an event-triggered mode, in which a device signalizes the availability of data l to let the master configure an addressed device or to read its state l a simple and uniform way for handling bus conflicts. It was convenient to treat the bus as having four hierarchical layers, at increasing levels of abstraction: mechanical and physical layer (number of wires, maximum distance between two consecutive units, etc.) ; electrical layer (input and output impedances, signal attributes, etc.) ; logical layer (binary rep- It offers a high flexibility, but it does not allow the simultaneous bi-directional data transfer that is needed, e.g., for online sensor calibration. To make this possible, a second data line was added. For backward compatibility, the second data line (calibration line) is used only when a feedback loop between a sensor and the local microcontroller is to be formed.
At the logical level, the Manchester encoding scheme for transmission of synchronous data allows a compact protocol. In such mapping, there are four available symbols (Fig. 3) ) so two of them were used for mapping of the logic symbols '0' and. '1' and the remaining two were used as metasymbols (named 'Free' and 'EOT' (end of transmission) ) for separating the messages and distinct fields inside a message frame.
The open-drain connection solves the bus arbitration problem at a low level of abstraction, simplifying the protocol. A low-level voltage will always be the dominant state, while the high level is a recessive state. This makes EOT the dominant symbol of the alphabet.
The basic idea is to use a variable-length frame for sending each message. At the beginning of the frame, the master puts a start bit (coded as '0')) followed by a synchronously transmitted fixed-length field. This has four bits for address specification and another four for the command coding. After sending the eight-bit-wide field, the master waits for the acknowledgment symbol from the receiver. The remainder of the frame is of variable length, until the master sends an EOT symbol. The set of commands must be generai enough to let the design of the bus driver be independent of applicationspecific parts.
The correspondence between the command set and the four-bit-wide command field Txc,c,cO is presented in Table 1 .
Outside of any frame, the bus is maintained in a low-power mode. This state (the 'Idle' state) corresponds to both clock and data lines being kept high.
Normally, the master initiates a frame, polling the sensors to acquire information or to configure them. There are two general cases in which such an approach interferes with proper system operation. First, in the case of rare events, there is the risk that either the microcontroller loses the information, or the power consumption necessary for monitoring it is too high. Secondly, there are critical events, like signalizing an on-chip high temperature, which have a high priority and must be immediately dealt with. These two cases justify the necessity of also having an event-triggered mode. In the simplest case, this can be used by a sensor module to announce to the controller when it has data available [6] , or more generally, when some particular event has happened. In the developed interface this flexibility is obtained by adding interrupt-request (IRq) and service-request ( SRq) protocols. An interrupt request has the meaning of an urgent message, so the sensor may signalize even in the middle of another frame. A service request has a lower priority; it may be sent only when the bus is in the idle state, that is, outside of any message frame. The interrupt-and service-request modes allow a flexible and low-power data handling for rare or very important events [7] . The handling of both interrupt and service requests by the controller is combined in a single mechanism, since both represent the same abstraction: a request message from a slave module. Except for the request messages, all the other messages are initiated by the controller and are frame oriented.
An example of a message frame is presented in Fig. 4 . The local controller initiates the frame and asks the devicea,a,ala, to send data on its asynchronous output. Then the device first puts on the data line an 'Acknowledge' bit (coded as the symbol 'l'), and after it sends its data, until the controller forces an EOT symbol on the data line. 
Device realization
The hardware structure of the bus driver is shown in Fig.  5 . It has a modular structure, with a central 'Configuration Control' block as its core. The 'Sensor' block is application dependent, and not included in the bus driver. The only care taken was to ensure an interface compatibility between the bus driver and a diversity of sensors. The bus driver is composed from a set of synchronously interacting blocks, which reflect a function-oriented design style. Care was taken to reduce power wastage due to clocking of blocks which do not perform an active function at some specific moment. To manage the power consumption two modes are implemented: 0 An idle mode for reducing the power dissipation in the standby mode. Waking-up is initiated only at the start of frame to enable verification of the address. l Selective shut-down of different blocks based on the level of activity required to run a particular application. Different blocks of the chip may be idle for a certain period of time when running different applications (this happens with the service-and interrupt-request blocks).
The circuit was implemented in a 1.6 pm CMOS process. A photograph of the chip is presented in Fig. 6 . The required area is 1 mm2, and the measured power consumptions (for 5 V supply voltage) were less than 500 PW at 100 kHz and less than 2 mW at 4 MHz. A network with three bus interfaces was implemented and succesfully tested. Fig. 7 shows a sample of oscilloscope traces during a message frame. The upper trace is the clock line, while the bottom trace represents the data-line voltage level. After two clock periods, in which the data line remained in the 'Free' state, the master starts a new message frame. First, it puts a start bit (0), followed by the address of the sensor (0000). In response to the master's request, the sensor '0000' confirms by putting '1' on the data bus. The master still controls data transfer by steering the clock. After that, it simply outputs a data bitstream (in the image, a string of zeros). The transmission is ended when the microcontroller forces an 'EOT symbol on the data line. The hardware arbitration resulting from the open-drain logic ensures that the 'EOT' symbol is not overwritten by the signals sent by the sensor.
Experimental results
The response to a service request is recorded in Fig. 8 . The controller starts a special 'interrogation frame' to find out the address of the requester module. If multiple sensors signalized a request before the interrogation frame, then the zerowinning hardware arbitration mechanism establishes an address priority. In the recorded case, the address received by the controller was ' 1111' . Finally, the controller ends the frame in the normal way, with an EOT symbol.
Conclusions
The improved integrated smart sensor ( 12S2) bus presented here was designed for an optimum flexibility/simplicity compromise. The goal is to use it in general MCM-basedmicroinstrumentation systems. Both the protocol and the hardware implementation were designed for both separate realization and co-integration with a wide range of sensors, without causing fabrication compatibility infringements. The main features of the bus protocol are: 0 simplicity of structure: only two communication wires are used in the minimum configuration l reliable data transfer by using the Manchester encoding scheme flexibility of signal type, as synchronous and asynchronous transmission of digital data is possible in combination with semi-digital signals, such as bitstreams, or even analog signals flexibility of signal handling based on amaskableinterrupt mechanism sensor self-test capability over the bus using separate directional data lines the bus drivers can be used either as separate dies in microsystems or on-chip integrated with sensors. Such an interface is suitable for designing application-.-specific integrated microinstrumentation systems, containing application-independentparts, which can be made as standard modules. The user will decide the type of sensors to be used, which will determine the specificity of the system. At present the focus is toward the design of two microinstrumentation systems using 1%' as an internal bus: a miniature spectrometer and a condition monitoring system. Both involve a mixture between analog and digital processing. The benefits of transferring both analog and digital data over the bus can thus be exploited. The low power consumption required for the bus driver makes this solution very attractive for integrated microsystems.
